Padmesh Gaonkar email & phone information | Senior Physical Design And Timing Engineer, Engineering in Nvidia (2016-10 - Now)
Padmesh Gaonkar
Senior Physical Design And Timing Engineer, Engineering in Nvidia (2016-10 - Now)
Unlock the full profile by signing up
Padmesh Gaonkar jobs:
Senior Physical Design And Timing Engineer, Engineering in Nvidia (2016-10 - Now)
Full-Chip Section Timing Integration Engineer, Engineering in Intel Corporation (2015-01 - 2016-10)
Ip-Level Sta Engineer, Engineering in Intel Corporation (2013-04 - 2014-05)
Circuit Designer, Design in University Of Southern California (2010-09 - 2010-12)
Analog Design Intern, Design in Indian Institute Of Technology, Bombay (2010-05 - 2010-08)
Padmesh Gaonkar locations:
United States, California, Santa Clara
United States, California, Santa Clara
*** Park View Dr Apt ***, Santa Clara, Ca
United States, California, Los Angeles
United States, California, Santa Clara
+ 6 more
Padmesh Gaonkar contact information:
Phones
1+12*******96
Emails
2p******.*******@g****.com + 1 more
Socials
5facebook + 4 more
Our benefits
- Search by email
- Search by phone
- Search by social media link
- Search by full name
- Search by photo
Search by email
Increasing the level of data and fact checking when employing specialists in companies around the world.
Create accountAccess all benefits by signing up
Get a free trial right after registration. No card is required.
Create account