Xiaozhou Hu email & phone information | Physical Design Verification Engineer, Engineering in Intel Corporation (2018-03 - Now)

Xiaozhou Hu

View full profile

Unlock the full profile by signing up

Physical Design Verification Engineer, Engineering in Intel Corporation (2018-03 - Now)

Physical Design Verification Engineer, Engineering in Xilinx

Staff Cad in Marvell Semiconductor (1999-09 - 2015-07)

Senior Physical Mask Layout Design Engineer, Engineering in Level One Communications (1996-03 - 1999-09)

View all jobs

San Jose, California, United States

View all locations

x**@m******.com

linkedin + 1 more

View full profile

Increasing the level of data and fact checking when employing specialists in companies around the world.

Create account

Get a free trial right after registration. No card is required.

Create account