Xiaozhou Hu email & phone information | Physical Design Verification Engineer, Engineering in Xilinx

Profile image

Xiaozhou Hu

Physical Design Verification Engineer, Engineering in Xilinx

View full profile

Unlock the full profile by signing up

Xiaozhou Hu jobs:

Physical Design Verification Engineer, Engineering in Xilinx

Physical Design Verification Engineer, Engineering in Intel Corporation (2018-03 - Now)

Staff Cad in Marvell Semiconductor (1999-09 - 2015-07)

Senior Physical Mask Layout Design Engineer, Engineering in Level One Communications (1996-03 - 1999-09)

View all jobs

Xiaozhou Hu locations:

San Jose, California, United States

View all locations

Xiaozhou Hu contact information:

Emails

1

x**@m******.com

Socials

2

linkedin + 1 more

View full profile

Other profiles

Our benefits

  • Search by email
  • Search by phone
  • Search by social media link
  • Search by full name
  • Search by photo

Search by email

Increasing the level of data and fact checking when employing specialists in companies around the world.

Create account

Access all benefits by signing up

Get a free trial right after registration. No card is required.

Create account